Improving IC packaging process—Design of Experiments on Photo Device IC(PDIC)
碩士 === 朝陽科技大學 === 工業工程與管理系碩士班 === 93 === Due to the trend of shorten electronic products’ life cycle, the pressure of the new product’s time-to-market on R&D engineers increase rapidly. Therefore, how to shorten the time between product pilot run and mass production, and thus getting more marke...
Main Authors: | Tzu-Yin Yen, 顏子殷 |
---|---|
Other Authors: | Horng-Chyi Horng |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/73703716126726179939 |
Similar Items
-
ESD Protection Design and Improvement for High-Voltage Devices and Packaged IC Chips
by: Kao, Tzu Cheng, et al.
Published: (2016) -
High-End Silicon PDICs
by: H. Zimmermann
Published: (2008-05-01) -
An Improved IC Packaging Process for Wafer Crack
by: Min-Hung Huang, et al.
Published: (2011) -
Characterization and simulation of photosensor applied in PDIC
by: Da-Jung Ma, et al.
Published: (2004) -
Applying Hybrid Design of Experiments and Assembly Approaches in IC Packaging Process
by: Chia-Hao Hu, et al.
Published: (2019)