The 1.8~1.6nm Gate Dielectrics Prepared by Plasma-Nitridation for 0.13um CMOS Technology Application and Beyond
碩士 === 國立臺北科技大學 === 機電整合研究所 === 92 === In order to improve the device performance, gate oxide has been scaled aggressively. The gate leakage current through the gate oxide increases significantly because direct tunneling is the primary conduction mechanism. The high gate leakage increases...
Main Authors: | Pan, Chun-Peng, 潘俊澎 |
---|---|
Other Authors: | Huang, Heng-Sheng |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/48938724714296935755 |
Similar Items
-
0.13 µm CMOS Frequency Ratio Calculator
by: Yen-Yu Pan, et al.
Published: (2017) -
Design of a LNA in the frequency band 1.8-2.2GHz in 0.13μm CMOS Technology
by: E. Di Gioia, et al.
Published: (2005-01-01) -
0.13 μm CMOS Traveling-Wave Power Amplifier with On- and Off-Chip Gate-Line Termination
by: Aleksandr Vasjanov, et al.
Published: (2020-01-01) -
Investigation and Control of Implantation Damage Induced Anomalous Diffusion in 0.13mm and beyond CMOS Device Design
by: Chih-Hao Wang, et al.
Published: (2002) -
Design of Low Power Phase Detector in 0.13 um CMOS
by: RAHMAN F. Labonnah, et al.
Published: (2017-05-01)