Design and Application of CMOS Digital/Analog Delay-Locked Loops
博士 === 國立臺灣大學 === 電子工程學研究所 === 92 === Modern CMOS techniques can not only integrate many digital circuits into a system, but also raise the operating clock frequency of the digital systems. However, the higher operating clock will decrease the timing margin for high-performance digital systems. As t...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2004
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/c2xxsb |