The design of 5.2 GHz CMOS RF front-end circuit
碩士 === 國立清華大學 === 電子工程研究所 === 92 === In this thesis, we design a radio-frequency front-end circuit block base on TSMC 0.18um RF CMOS process model. The circuit includes low-noise amplifier (LNA), voltage-controlled oscillator (VCO) and mixer. The LNA frame is the common-source with inductive degener...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2004
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/68325164656932529896 |