Sequential Circuit Partitioning on Dynamically Reconfigurable FPGA
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 92 === Dynamically Reconfigurable FPGAs (DR-FPGAs) have the potential to dramatically improve logic density by time-sharing logic, and have become an active research for reconfigurable computing. The partitioning problem for DR-FPGAs is different from the tradition...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/64564445416821722612 |