Design and Reliability Analysis of Wafer Level Package with Bubble-Like Buffer Layer
碩士 === 國立清華大學 === 動力機械工程學系 === 90 === Recent years, semiconductor chip applied on the computer and optical communication products need to satisfy the demands of smaller, lighter, high I/O density and lower cost. The next generation packages such as CSP, flip chip and wafer level package(WLP)have enj...
Main Authors: | Chang-Chun Lee, 李昌駿 |
---|---|
Other Authors: | Kuo-Ning Chiang |
Format: | Others |
Language: | zh-TW |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/98393506379282574601 |
Similar Items
-
3D Structure Design and Reliability Analysis of Wafer Level Package with Bubble-Like Stress Buffer Layer
by: 劉興治
Published: (2003) -
Optimum Redistribution of Wafer Level Package and Reliability Test
by: Chia-Jung Lee, et al.
Published: (2009) -
Reliability Analysis of Wafer Level Packages
by: Ching-Shun Huang, et al.
Published: (2003) -
Design and Reliability Analysis of Wafer Level/Flip Chip Packages
by: Yungte Lin, et al.
Published: (2000) -
Enhancement of interconnection reliability of dielectric layer for wafer level chip scale package
by: Shao-yu Wang, et al.
Published: (2015)