VLSI design of 24-bit seven-stage pipeline DSP processor
碩士 === 國立中正大學 === 資訊工程研究所 === 90 ===
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2002
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/22216390349344365413 |