High Frequency Deep-Submicron CMOS device and circuit modeling

碩士 === 長庚大學 === 電機工程研究所 === 88 === As the gate lengths of silicon MOSFET’s become smaller and smaller, The conventional device model is not accurate in the GHz range. Because BSIM3v3 has been widely accepted as a standard CMOS model for low and medium frequency applications, we must find...

Full description

Bibliographic Details
Main Authors: Chen, kuan-hao, 陳冠豪
Other Authors: Lin, jeng-ping
Format: Others
Language:en_US
Published: 2000
Online Access:http://ndltd.ncl.edu.tw/handle/02579999569987998973
id ndltd-TW-088CGU00442019
record_format oai_dc
spelling ndltd-TW-088CGU004420192015-10-13T11:50:51Z http://ndltd.ncl.edu.tw/handle/02579999569987998973 High Frequency Deep-Submicron CMOS device and circuit modeling 深次微米元件和電路高頻模型建立 Chen, kuan-hao 陳冠豪 碩士 長庚大學 電機工程研究所 88 As the gate lengths of silicon MOSFET’s become smaller and smaller, The conventional device model is not accurate in the GHz range. Because BSIM3v3 has been widely accepted as a standard CMOS model for low and medium frequency applications, we must find a method to solve this problem. Recent research has proposed a high frequency device model by adding a complicated substrate resistance network and modifying the BSIM3v3 source code. So we study the sensitivities of S-parameter to each model parameter at 1GHz and some guide lines are given for parameter extraction. A parameter extraction technique utilizing S-parameter data at the GHz range is finally proposed for a SPICE BSIM3V3 for RF MOSFET. Besides, chip size increases and signal wavelengths approach interconnect wire lengths. Therefore, signal delay due to interconnect become a major concern for high-performance integrated circuits. That is because the capacitance and resistance of wires increase rapidly as chip size grows and the minimum feature size is reduced. The purpose of this project is to establish RF CMOS ring oscillators delay model and to study the sensitivity of delay time to device parameters. The dimensions of the multi-finger type MOSFET is W/L=200μm /0.25μm~W/L=200μm/0.5μm, but we use single finger type NMOS (W/L=5μm/0.35μm) and PMOS (W/L=10μm/0.35μm)devices in ring oscillator. The extracted substrate resistance in high frequency device model for multi-finger type devices cannot be directly applied to the single finger type device in ring oscillators. First, we will establish NMOS (W/L=5μm/0.35μm) model and PMOS (W/L=10μm/0.35μm) BSIM3V3 model. Second, the substrate resistances are extracted by measuring S-parameter of the multi-finger type MOSFET. The substrate resistances for the single finger type device are subsequently calculated according to a proposed method as described in Chapter4.In general, RF modification of BSIM3V3 model significantly improves the accuracy of the high-frequency performance prediction. Furthermore, For high frequency operation, According to the simulation of ring oscillator performance based on RF MOS model, with further consideration of delay time model’s interconnection effect, the accuracy of delay time prediction is much better improved. Lin, jeng-ping 林正平 2000 學位論文 ; thesis 55 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 長庚大學 === 電機工程研究所 === 88 === As the gate lengths of silicon MOSFET’s become smaller and smaller, The conventional device model is not accurate in the GHz range. Because BSIM3v3 has been widely accepted as a standard CMOS model for low and medium frequency applications, we must find a method to solve this problem. Recent research has proposed a high frequency device model by adding a complicated substrate resistance network and modifying the BSIM3v3 source code. So we study the sensitivities of S-parameter to each model parameter at 1GHz and some guide lines are given for parameter extraction. A parameter extraction technique utilizing S-parameter data at the GHz range is finally proposed for a SPICE BSIM3V3 for RF MOSFET. Besides, chip size increases and signal wavelengths approach interconnect wire lengths. Therefore, signal delay due to interconnect become a major concern for high-performance integrated circuits. That is because the capacitance and resistance of wires increase rapidly as chip size grows and the minimum feature size is reduced. The purpose of this project is to establish RF CMOS ring oscillators delay model and to study the sensitivity of delay time to device parameters. The dimensions of the multi-finger type MOSFET is W/L=200μm /0.25μm~W/L=200μm/0.5μm, but we use single finger type NMOS (W/L=5μm/0.35μm) and PMOS (W/L=10μm/0.35μm)devices in ring oscillator. The extracted substrate resistance in high frequency device model for multi-finger type devices cannot be directly applied to the single finger type device in ring oscillators. First, we will establish NMOS (W/L=5μm/0.35μm) model and PMOS (W/L=10μm/0.35μm) BSIM3V3 model. Second, the substrate resistances are extracted by measuring S-parameter of the multi-finger type MOSFET. The substrate resistances for the single finger type device are subsequently calculated according to a proposed method as described in Chapter4.In general, RF modification of BSIM3V3 model significantly improves the accuracy of the high-frequency performance prediction. Furthermore, For high frequency operation, According to the simulation of ring oscillator performance based on RF MOS model, with further consideration of delay time model’s interconnection effect, the accuracy of delay time prediction is much better improved.
author2 Lin, jeng-ping
author_facet Lin, jeng-ping
Chen, kuan-hao
陳冠豪
author Chen, kuan-hao
陳冠豪
spellingShingle Chen, kuan-hao
陳冠豪
High Frequency Deep-Submicron CMOS device and circuit modeling
author_sort Chen, kuan-hao
title High Frequency Deep-Submicron CMOS device and circuit modeling
title_short High Frequency Deep-Submicron CMOS device and circuit modeling
title_full High Frequency Deep-Submicron CMOS device and circuit modeling
title_fullStr High Frequency Deep-Submicron CMOS device and circuit modeling
title_full_unstemmed High Frequency Deep-Submicron CMOS device and circuit modeling
title_sort high frequency deep-submicron cmos device and circuit modeling
publishDate 2000
url http://ndltd.ncl.edu.tw/handle/02579999569987998973
work_keys_str_mv AT chenkuanhao highfrequencydeepsubmicroncmosdeviceandcircuitmodeling
AT chénguānháo highfrequencydeepsubmicroncmosdeviceandcircuitmodeling
AT chenkuanhao shēncìwēimǐyuánjiànhédiànlùgāopínmóxíngjiànlì
AT chénguānháo shēncìwēimǐyuánjiànhédiànlùgāopínmóxíngjiànlì
_version_ 1716849239712071680