The Design and Realization of the FSK Receiver IF Circuit

碩士 === 國立臺灣大學 === 電機工程學研究所 === 87 === In this thesis, an FSK superheterodyne receiver including downconverting mixer, limiting amplifier, RSSI and PLL is realized. This system operates in 0/3.3V, RF = 110MHz, IF = 10.7MHz, FSK bit rate = 64Kb/s, and frequency deviation =75KHz. The chip has been fabr...

Full description

Bibliographic Details
Main Authors:	Hung Juo-Jung, 洪若容
Other Authors:	曹恆偉
Format:	Others
Language:	zh-TW
Published:	1999
Online Access:	http://ndltd.ncl.edu.tw/handle/21942023769258056023

id	ndltd-TW-087NTU00442050
record_format	oai_dc
spelling	ndltd-TW-087NTU004420502016-02-01T04:12:41Z http://ndltd.ncl.edu.tw/handle/21942023769258056023 The Design and Realization of the FSK Receiver IF Circuit FSK接收機中頻電路之研製 Hung Juo-Jung 洪若容碩士國立臺灣大學電機工程學研究所 87 In this thesis, an FSK superheterodyne receiver including downconverting mixer, limiting amplifier, RSSI and PLL is realized. This system operates in 0/3.3V, RF = 110MHz, IF = 10.7MHz, FSK bit rate = 64Kb/s, and frequency deviation =75KHz. The chip has been fabricated in standard CMOS technology and tested to verify that the overall system functions correctly where the conversion gain of the mixer is 20dB, the gain of limiting amplifier is 70dB, the dynamic range of RSSI is about 86dB. 曹恆偉劉深淵 1999 學位論文 ; thesis 104 zh-TW
collection	NDLTD
language	zh-TW
format	Others
sources	NDLTD
description	碩士 === 國立臺灣大學 === 電機工程學研究所 === 87 === In this thesis, an FSK superheterodyne receiver including downconverting mixer, limiting amplifier, RSSI and PLL is realized. This system operates in 0/3.3V, RF = 110MHz, IF = 10.7MHz, FSK bit rate = 64Kb/s, and frequency deviation =75KHz. The chip has been fabricated in standard CMOS technology and tested to verify that the overall system functions correctly where the conversion gain of the mixer is 20dB, the gain of limiting amplifier is 70dB, the dynamic range of RSSI is about 86dB.
author2	曹恆偉
author_facet	曹恆偉 Hung Juo-Jung 洪若容
author	Hung Juo-Jung 洪若容
spellingShingle	Hung Juo-Jung 洪若容 The Design and Realization of the FSK Receiver IF Circuit
author_sort	Hung Juo-Jung
title	The Design and Realization of the FSK Receiver IF Circuit
title_short	The Design and Realization of the FSK Receiver IF Circuit
title_full	The Design and Realization of the FSK Receiver IF Circuit
title_fullStr	The Design and Realization of the FSK Receiver IF Circuit
title_full_unstemmed	The Design and Realization of the FSK Receiver IF Circuit
title_sort	design and realization of the fsk receiver if circuit
publishDate	1999
url	http://ndltd.ncl.edu.tw/handle/21942023769258056023
work_keys_str_mv	AT hungjuojung thedesignandrealizationofthefskreceiverifcircuit AT hóngruòróng thedesignandrealizationofthefskreceiverifcircuit AT hungjuojung fskjiēshōujīzhōngpíndiànlùzhīyánzhì AT hóngruòróng fskjiēshōujīzhōngpíndiànlùzhīyánzhì AT hungjuojung designandrealizationofthefskreceiverifcircuit AT hóngruòróng designandrealizationofthefskreceiverifcircuit
_version_	1718174490335117312

The Design and Realization of the FSK Receiver IF Circuit

Similar Items