Exploring New Micro-architecture for Improving the Performance of a Superscalar Microprocessor
碩士 === 國立雲林科技大學 === 電子與資訊工程技術研究所 === 85 === We have developed an enhanced DLX-based superscalar system simulator to explore new micro-architectures for improving the performance of a superscalar processor. In this simulator, we design a KNL-cache model for both instruction and data caches and a b...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
1997
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/02025690233176931891 |