Modeling of Submicron and Deep-submicron MOSFETs Current-Voltage Characteristics
博士 === 國立台灣工業技術學院 === 電子工程技術研究所 === 85 === In this thesis, we develop several $I-V$ models for submicron and deep submicron SOI and bulk MOSFETs, including single-gate and double-gate SOI devices.First we present a model for fully overlapped and partially...
Main Authors: | Hu, Man-Chun, 胡曼君 |
---|---|
Other Authors: | Jang Sheng-Lyang |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/14332084816546615426 |
Similar Items
-
Modeling of pre-stress and post-stress submicron and deep submicron MOSFET''s characteristics
by: Liu Shau-Shen, et al.
Published: (1998) -
The Study of Drain Current Model in Deep Submicron MOSFET''s
by: Wen-Tui Liao, et al.
Published: (2001) -
Low Voltage Hot Carrier Effects in Submicron MOSFET's
by: Jiun-Chiang Chen, et al.
Published: (1995) -
A Physically-Based Charge-Sharing Threshold Voltage Model for Deep Submicron MOSFET's
by: Hsiang-Chi Li, et al.
Published: (2000) -
The Impact of Back-Gate Bias on Gate current Injection in Submicron MOSFET's
by: Hu, Chu-Wei, et al.
Published: (1997)