Study of Post-Stress Gate Currents
碩士 === 國立臺灣科技大學 === 工程技術研究所 === 83 === An efficient and accurate pseudo-two-dimensional simulation technique was developed to study the fresh and post-stress gate currents of MOSFETs. In the fresh case, we modified the lucky-...
Main Authors: | Chorng-Jye Sheu, 許重傑 |
---|---|
Other Authors: | Sheng-Lyang Jang |
Format: | Others |
Language: | zh-TW |
Published: |
1995
|
Online Access: | http://ndltd.ncl.edu.tw/handle/75902722127520201743 |
Similar Items
-
Modeling of the Gate Currents and Post-Stress Drain Current Characteristics of Surface-Channel and Silicon-On-Insulator MOSFET''s
by: Sheu Chorng-Jye, et al.
Published: (2000) -
A Study of Trap-Assisted Tunneling Gate Current in PMOSFET's with Sub-3nm Gate Oxide
by: Cheng-Jye Liu, et al.
Published: (1999) -
Efficient Simulation of Gate Current in Deep Submicron Bulk and SOI N-MOSFET's
by: Sheu, Yuan-Ching, et al.
Published: (1998) -
The Study of High Current Density GaN MIS-HEMT with SiO2 Gate Insulator
by: Hsu, Chia-Chieh, et al.
Published: (2018) -
Analysis on the agent''s business strategies in the FPD industry-A case study of K company
by: Tsang-Jye Sheu, et al.
Published: (2018)