An implementation and layout of a 32-bit arithmetic co-processor (with improvement of accuracy for logarithmic conversion)
碩士 === 逢甲大學 === 資訊工程研究所 === 82 ===
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
1994
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/02453557392387793738 |