Automatic test pattern generation for CMOS combinational circuits
碩士 === 國立成功大學 === 電機工程研究所 === 74 ===
Main Authors: | GUO, DA-YUAN, 郭達源 |
---|---|
Other Authors: | WANG, JUN-FA |
Format: | Others |
Language: | zh-TW |
Published: |
1986
|
Online Access: | http://ndltd.ncl.edu.tw/handle/24125839437845306704 |
Similar Items
-
An Automatic Test Pattern Generation System for VLSI Combinational Circuits
by: Jiang, Sen-Chung, et al.
Published: (1988) -
Automatic Test Pattern Generation for CMOS Bridging Faults
by: Cheng-Liang Tsai, et al.
Published: (1995) -
On the generation of test patterns for combinational circuits
by: Thakar, Sarita
Published: (2014) -
A study of multiple fault test pattern genertion for digital logic circuits
by: 郭達源
Published: (1991) -
Automatic layout generation of static CMOS circuits targeting delay and power
by: Lazzari, Cristiano
Published: (2007)