CACHE MANAGEMENT BY THE COMPILER
An ideal high performance computer includes a fast processor and a multi-million byte memory of comparable speed. Since it is currently economically infeasible to have large memories with speeds matching the processor, hardware designers have included the cache. Because of its small size, and its ef...
| Main Author: | |
|---|---|
| Format: | Others |
| Language: | English |
| Published: |
2007
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1911/15724 |