Floating-point divide and square root for efficient FPGA implementation of image and signal processing algorithms
Division and square root are important operations in any high performance signal processing applications. We have implemented floating point division and square root based on Taylor series for the variable precision floating point library developed at the Reconfigurable Computing Laboratory at North...
| Published: |
|
|---|---|
| Online Access: | http://hdl.handle.net/2047/d10009073 |