Delay fault testing and statistical detectability analysis in scan-based logic circuits

Delay fault testing and statistical detectability analysis in scan-based logic circuits

Show other versions (1)

Bibliographic Details
Main Author:	Zhang, Zaifu
Published:	2013
Online Access:	http://hdl.handle.net/1993/19057

Internet

http://hdl.handle.net/1993/19057