Parallel-Node Low-Density Parity-Check Convolutional Code Encoder and Decoder Architectures
We present novel architectures for parallel-node low-density parity-check convolutional code (PN-LDPC-CC) encoders and decoders. Based on a recently introduced implementation-aware class of LDPC-CCs, these encoders and decoders take advantage of increased node-parallelization to simultaneously decre...
Main Author: | Brandon, Tyler |
---|---|
Other Authors: | Elliott, Duncan (Electrical and Computer Engineering) |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/10048/981 |
Similar Items
-
High throughput low power decoder architectures for low density parity check codes
by: Selvarathinam, Anand Manivannan
Published: (2005) -
Area and energy efficient VLSI architectures for low-density parity-check decoders using an on-the-fly computation
by: Gunnam, Kiran Kumar
Published: (2010) -
Low power low-density parity-checking (ldpc) codes decoder design using dynamic voltage and frequency scaling
by: Wang, Weihuang
Published: (2010) -
High-Performance Decoder Architectures For Low-Density Parity-Check Codes
by: Zhang, Kai
Published: (2012) -
OpenCL/CUDA Algorithms for Parallel Decoding of any Irregular LDPC Code using GPU
by: J. Broulim, et al.
Published: (2019-12-01)