Soft error mitigation in asynchronous networks on chip

Made available in DSpace on 2013-08-07T18:42:52Z (GMT). No. of bitstreams: 1 000444177-Texto+Completo-0.pdf: 1659305 bytes, checksum: bdead0d762530fe1980280cda19165e9 (MD5) Previous issue date: 2012 === In advanced deep submicron technologies, the aggressive scaling of the clock to increasingly hi...

Full description

Bibliographic Details
Main Author: Pontes, Julian José Hilgemberg
Other Authors: Calazans, Ney Laert Vilar
Language:Portuguese
Published: Pontifícia Universidade Católica do Rio Grande do Sul 2013
Subjects:
Online Access:http://hdl.handle.net/10923/1559