Implementação do algoritmo AES em hardware reconfigurável - FPGA.
Submitted by Lizziane Tejo Mendonça (lizziane@unifei.edu.br) on 2018-06-28T14:24:18Z No. of bitstreams: 1 dissertacao_0038054.pdf: 2525359 bytes, checksum: c6fed731e6f80afeebc60db196b2714d (MD5) === Made available in DSpace on 2018-06-28T14:24:18Z (GMT). No. of bitstreams: 1 dissertacao_0038054.pdf:...
| Main Author: | |
|---|---|
| Language: | Portuguese |
| Published: |
2010
|
| Online Access: | http://repositorio.unifei.edu.br/xmlui/handle/123456789/1423 |