Designing low power SRAM system using energy compression
The power consumption in commercial processors and application specific integrated circuits increases with decreasing technology nodes. Power saving techniques have become a first class design point for current and future VLSI systems. These systems employ large on-chip SRAM memories. Reducing memor...
| Main Author: | |
|---|---|
| Published: |
Georgia Institute of Technology
2013
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1853/47663 |