Flip chip assembly process development, process characterization, and reliability assessment of polymer stud grid array-chip scaled package
| Main Author: | |
|---|---|
| Published: |
Georgia Institute of Technology
2008
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1853/19141 |