Design for testability techniques and optimization algorithms for performance and functional testing of mult-chip module interconnections
| Main Author: | |
|---|---|
| Published: |
Georgia Institute of Technology
2007
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1853/16635 |