DESIGN-FOR-TESTABILITY AND DIAGNOSIS METHODS TO TARGET UNMODELED DEFECTS IN INTEGRATED CIRCUITS AND MULTI-CHIP BOARDS
<p>Very deep sub-micron process technologies are leading to increasing defect rates for integrated circuits (ICs) and multi-chip boards. To ensure the quality of test patterns and more effective defect screening, functional tests, delay tests, and n-detect tests are commonly used in industry f...
Main Author: | Fang, Hongxia |
---|---|
Other Authors: | Chakrabarty, Krishnendu |
Published: |
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/10161/3910 |
Similar Items
-
Optimization of Test and Design-for-Testability Solutions for Many-Core System-on-Chip Designs
by: Agrawal, Mukesh
Published: (2014) -
High-Frequency CMOS VLSI Chip Testability and on-Chip Interconnect Modeling
by: Shultz, Evan Ross
Published: (2005) -
System-on-chip (SoC) testing using adhoc high-level design for-testability method
by: Cheng, Chen Kong
Published: (2009) -
Design for testability method at register transfer level
by: Paraman, Norlina
Published: (2016) -
An algorithm to group defects on printed circuit board for automated visual inspection
by: Khalid, Noor Khafifah, et al.
Published: (2008)