Floating-Point Sparse Matrix-Vector Multiply for FPGAs
<p>Large, high density FPGAs with high local distributed memory bandwidth surpass the peak floating-point performance of high-end, general-purpose processors. Microprocessors do not deliver near their peak floating-point performance on efficient algorithms that use the Sparse Matrix-Vector Mul...
Similar Items
Similar Items
-
Improved Floating-Point Matrix Multiplier
by: Weng, Wei-Ting, et al.
Published: (2011) -
Structure-based Optimizations for Sparse Matrix-Vector Multiply
by: Belgin, Mehmet
Published: (2014) -
Hybrid Floating-point Units in FPGAs
by: Englund, Madeleine
Published: (2012) -
Optimized Design of a Floating-Point Matrix Multiplier
by: Lan-Chau Yang, et al.
Published: (2009) -
Parallel sparse matrix solution for circuit simulation on FPGAs
by: Nechma, T., et al.
Published: (2014)