UML modeling for VHDL designs
Unified Modeling Language (UML) allows software engineers to use a standard way of expressing a design approach at a high level. The benefits of system modeling are well accepted in the software development community. Modeling of Very High Speed Integrated Circuit Hardware Description Language (VHDL...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Others |
| Published: |
2011
|
| Subjects: | |
| Online Access: | http://cardinalscholar.bsu.edu/handle/handle/188439 http://liblink.bsu.edu/uhtbin/catkey/1399192 |