SEU-Induced Persistent Error Propagation in FPGAs
This thesis introduces a new way to characterize the dynamic SEU cross section of an FPGA design in terms of its persistent and non-persistent components. An SEU in the persistent cross section results in a permanent interruption of service until reset. An SEU in the non-persistent cross section cau...
Main Author: | Morgan, Keith S. |
---|---|
Format: | Others |
Published: |
BYU ScholarsArchive
2006
|
Subjects: | |
Online Access: | https://scholarsarchive.byu.edu/etd/521 https://scholarsarchive.byu.edu/cgi/viewcontent.cgi?article=1520&context=etd |
Similar Items
-
TURTLE: A Fault Injection Platform for SRAM-Based FPGAs
by: Thurlow, Corbin Alma
Published: (2021) -
Using Duplication with Compare for On-line Error Detection in FPGA-based Designs
by: McMurtrey, Daniel L.
Published: (2006) -
Protecting Image Processing Pipelines against Configuration Memory Errors in SRAM-Based FPGAs
by: Luis Alberto Aranda, et al.
Published: (2018-11-01) -
Using On-Chip Error Detection to Estimate FPGA Design Sensitivity to Configuration Upsets
by: Keller, Andrew Mark
Published: (2017) -
Custom Scrubbing for Robust Configuration Hardening in Xilinx FPGAs
by: Raffaele Giordano, et al.
Published: (2019-10-01)