Reduction of the error in the hardware neural network
Specialized hardware implementations of Artificial Neural Networks (ANNs) can offer faster execution than general-purpose microprocessors by taking advantage of reusable modules, parallel processes and specialized computational components. Modern high-density Field Programmable Gate Arrays (FPGAs) o...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Al-Khwarizmi College of Engineering – University of Baghdad
2007-01-01
|
| Series: | Al-Khawarizmi Engineering Journal |
| Subjects: | |
| Online Access: | http://www.iasj.net/iasj?func=fulltext&aId=2338 |