A Low Power All-Digital PLL With −40dBc In-Band Fractional Spur Suppression for NB-IoT Applications
This paper proposes a low-power fractional-N all-digital PLL (ADPLL) for the narrow-band Internet-of-Things applications. Multi-step lock controlling and oscillator tuning word coarse prediction algorithms help to accelerate the locking process to less than <inline-formula> <tex-math notati...
Main Authors: | Na Yan, Lei Ma, Yongxin Xu, Sizheng Chen, Xusong Liu, Junhui Xiang, Hao Min |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8594601/ |
Similar Items
-
Design and Simulation of Miscellaneous Blocks of an All-Digital PLL for the 60 GHz Band
by: Butt, Hadiyah, et al.
Published: (2013) -
Design Techniques for Low Spur Wide Tuning All-Digital Millimeter-Wave Frequency Synthesizers
by: Hussein, Ahmed
Published: (2017) -
A Novel Cyclic Time to Digital Converter Based on Triple-Slope Interpolation and Time Amplification
by: M. Rezvanyvardom, et al.
Published: (2015-09-01) -
MATRIX16: A 16-Channel Low-Power TDC ASIC with 8 ps Time Resolution
by: Joan Mauricio, et al.
Published: (2021-07-01) -
All-Digital Time-to-Digital Converter Design Methodology Based on Structured Data Paths
by: Rui Machado, et al.
Published: (2019-01-01)