Hardware Optimized and Error Reduced Approximate Adder

Hardware Optimized and Error Reduced Approximate Adder

This paper presents a new hardware optimized and error reduced approximate adder (HOERAA), which is suitable for field programmable gate array (FPGA)- and application specific integrated circuit (ASIC)-based implementations. In this work, we consider a FPGA-based implementation using Xilinx Vivado 2...

Full description

Bibliographic Details
Main Authors: Padmanabhan Balasubramanian, Douglas L. Maskell
Format: Article
Language:English
Published: MDPI AG 2019-10-01
Series:Electronics
Subjects:
approximate computing
approximate adder
arithmetic circuits
field programmable gate array (fpga)
application specific integrated circuit (asic)
low power
high speed
Online Access:https://www.mdpi.com/2079-9292/8/11/1212

Internet

https://www.mdpi.com/2079-9292/8/11/1212

Similar Items