Analyzing the Effects of Interconnect Parasitics in the STT CRAM In-Memory Computational Platform
This article presents a method for analyzing the parasitic effects of interconnects on the performance of the STT-MTJ-based computational random access memory (CRAM) in-memory computation platform. The CRAM is a platform that makes a small reconfiguration to a standard spintronics-based memory array...
Main Authors: | Masoud Zabihi, Arvind K. Sharma, Meghna G. Mankalale, Zamshed Iqbal Chowdhury, Zhengyang Zhao, Salonik Resch, Ulya R. Karpuzcu, Jian-Ping Wang, Sachin S. Sapatnekar |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Journal on Exploratory Solid-State Computational Devices and Circuits |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9056847/ |
Similar Items
-
A DNA Read Alignment Accelerator Based on Computational RAM
by: Zamshed I. Chowdhury, et al.
Published: (2020-01-01) -
A Comparative Study Between Spin-Transfer-Torque and Spin-Hall-Effect Switching Mechanisms in PMTJ Using SPICE
by: Ibrahim Ahmed, et al.
Published: (2017-01-01) -
Auxiliary Roles in STT-MRAM Memory
by: Das, Jayita
Published: (2014) -
Emerging CMOS Compatible Magnetic Memories and Logic
by: Johannes Ender, et al.
Published: (2021-01-01) -
Spintronic In-Memory Pattern Matching
by: Zamshed I. Chowdhury, et al.
Published: (2019-01-01)