High-level Synthesis Integrated Verification
It is widely known in the engineering community that more than 60% of the IC design project time is spent on verification. For the very complex contemporary chips, this may prove prohibitive for the IC to arrive at the correct time in the market and therefore, valuable sales share may be lost by the...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
D. G. Pylarinos
2015-10-01
|
| Series: | Engineering, Technology & Applied Science Research |
| Subjects: | |
| Online Access: | https://etasr.com/index.php/ETASR/article/view/596 |