Electrical and Data-Retention Characteristics of Two-Terminal Thyristor Random Access Memory
Two-terminal (2-T) thyristor random access memory (TRAM) based on nanoscale cross-point vertical array is investigated in terms of lengths and doping concentrations of storage regions for long data retention time (Tret). For high device scalability and low program voltage (VP), lengths of the storag...
Main Authors: | Hyangwoo Kim, Hyeonsu Cho, Byoung Don Kong, Jin-Woo Kim, Meyya Meyyappan, Chang-Ki Baek |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Open Journal of Nanotechnology |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9285172/ |
Similar Items
-
Design and Fabrication of the Emitter Controlled Thyristor
by: Liu, Yin
Published: (2014) -
Design and fabrication of Emitter Controlled Thyristor
by: Liu, Yin
Published: (2014) -
Investigation of MOS-Gated Thyristors and Power Diodes
by: You, Budong
Published: (2014) -
Prospects and Challenges of 4H-SiC Thyristors in Protection of HB-MMC-VSC-HVDC Converters
by: Chengjun Shen, et al.
Published: (2021-01-01) -
The computer simulation of a GTO thyristor
by: Murray, Eamonn
Published: (1992)