Ultra-Low Power and High-Throughput SRAM Design to Enhance AI Computing Ability in Autonomous Vehicles
Power consumption and data processing speed of integrated circuits (ICs) is an increasing concern in many emerging Artificial Intelligence (AI) applications, such as autonomous vehicles and Internet of Things (IoT). Existing state-of-the-art SRAM architectures for AI computing are highly accurate an...
Main Authors: | Youngbae Kim, Shreyash Patel, Heekyung Kim, Nandakishor Yadav, Kyuwon Ken Choi |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-01-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/3/256 |
Similar Items
-
A New 8T Hybrid Nonvolatile SRAM With Ferroelectric FET
by: Wei-Xiang You, et al.
Published: (2020-01-01) -
Design of SRAM with CNFET based on ternary literal circuit
by: Kang Yaopeng, et al.
Published: (2018-03-01) -
Development of a test methodology for FinFET-Based SRAMs
by: Medeiros, Guilherme Cardoso
Published: (2017) -
Multi-Threshold Low Power-Delay Product Memory And Datapath Components Utilizing Advanced FinFET Technology Emphasizing The Reliability And Robustness
by: Yadav, Avinash
Published: (2021) -
Bitline Charge Sharing Suppressed Bitline and Cell Supply Collapse Assists for Energy-Efficient 6T SRAM
by: Kiryong Kim, et al.
Published: (2021-01-01)