One approach to compact testing of digital circuits
A problem of signature analyzer synthesis with required properties is solved for digital schemes compact testing. The main attention is devoted to the issues of eliminating losses of diagnostic information and to simplicity of structural organization. Solutions are based on detecting all error vecto...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Institut za istrazivanja i projektovanja u privredi
2019-01-01
|
| Series: | Istrazivanja i projektovanja za privredu |
| Subjects: | |
| Online Access: | https://scindeks-clanci.ceon.rs/data/pdf/1451-4117/2019/1451-41171901026F.pdf |
| Summary: | A problem of signature analyzer synthesis with required properties is solved for digital schemes compact testing. The main attention is devoted to the issues of eliminating losses of diagnostic information and to simplicity of structural organization. Solutions are based on detecting all error vectors or matrices resulting from failures of diagnostics objects related to the postulated class. Any other error vectors or matrices can be non-detectable and are excluded from consideration. For the compact testing of separate units of complex digital systems, the problem of synthesis of the generator structure that reproduces an assigned sequence of binary sets is being solved. Increased attention is given to issues of the non-excessive reproduction of sets sequence and structural organization simplicity. The solution is based on the application of a mathematical tool for linear sequence machines. A software implementation of the mathematical model is proposed. Error vectors or matrix detection process visualization AIDS are given. Additionally, means of the binary sets generation process visualization are presented. |
|---|---|
| ISSN: | 1451-4117 1821-3197 |