A Hardware Architecture of a Counter-Based Entropy Coder
This paper describes a hardware architectural design of a real-time counter based entropy coder at a register transfer level (RTL) computing model. The architecture is based on a lossless compression algorithm called Rice coding, which is optimal for an entropy range of bits per sample. The archite...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
ITB Journal Publisher
2012-04-01
|
| Series: | ITB Journal of Engineering Science |
| Subjects: | |
| Online Access: | http://journal.itb.ac.id/download.php?file=B11020.pdf&id=816&up=8 |