Effects of the grain boundary protrusion position on the off-state current of polycrystalline silicon thin-film transistors
We report the effects of grain boundary (GB) protrusion on the off-state current (IOFF) of p-channel polycrystalline silicon thin-film transistors by using three-dimensional technology computer-aided design (TCAD) simulation. We found that the IOFF at a high drain bias, VDS = −10 V, varies more than...
Main Authors: | JooWon Yang, Yong-Sang Kim, Jae-Hong Jeon, KeeChan Park |
---|---|
Format: | Article |
Language: | English |
Published: |
Taylor & Francis Group
2021-07-01
|
Series: | Journal of Information Display |
Online Access: | http://dx.doi.org/10.1080/15980316.2021.1896587 |
Similar Items
-
Effect of Grain Boundary Protrusion on Electrical Performance of Low Temperature Polycrystalline Silicon Thin Film Transistors
by: Mohammad Masum Billah, et al.
Published: (2019-01-01) -
Modelling localized charge-injection region of the p-channel low-temperature polycrystalline silicon thin-film transistor
by: KwangHyun Choi, et al.
Published: (2018-01-01) -
The Analysis of Grain Boundary Barrier Effect in Polycrystalline Silicon Thin-Film Transistors
by: Chao-Chian Chiu, et al.
Published: (2005) -
The Analytic Modeling of the Effect of the Location of Grain Boundaries on the Threshold Voltage of Polycrystalline Silicon Thin Film Transistors
by: Ting Yang, et al.
Published: (2010) -
Effect of Grain Size on Polycrystalline-Silicon Junctionless Thin-Film Transistors
by: Chang, Jen-Hong, et al.
Published: (2017)