A Hybrid-CPU-FPGA-based Solution to the Recovery of Sha256crypt-hashed Passwords
This paper presents an accelerator design for the password recovery of sha256crypt based on hybrid CPU-FPGA devices. By applying the brute-force attack computation model proposed in this paper, we decompose the sha256crypt function into two types of operations, namely the data dispatching and the b...
Main Authors: | Zhendong Zhang, Peng Liu |
---|---|
Format: | Article |
Language: | English |
Published: |
Ruhr-Universität Bochum
2020-08-01
|
Series: | Transactions on Cryptographic Hardware and Embedded Systems |
Subjects: | |
Online Access: | https://tches.iacr.org/index.php/TCHES/article/view/8675 |
Similar Items
-
HW/SW Architecture Exploration for an Efficient Implementation of the Secure Hash Algorithm SHA-256
by: Manel Kammoun, et al.
Published: (2021-06-01) -
A High-Performance Multimem SHA-256 Accelerator for Society 5.0
by: Thi Hong Tran, et al.
Published: (2021-01-01) -
Double SHA-256 Hardware Architecture With Compact Message Expander for Bitcoin Mining
by: Hoai Luan Pham, et al.
Published: (2020-01-01) -
Optimization of PBKDF2 Using HMAC-SHA2 and HMAC-LSH Families in CPU Environment
by: Hojin Choi, et al.
Published: (2021-01-01) -
A New Image Encryption Algorithm Based on Chaos and Secure Hash SHA-256
by: Shuqin Zhu, et al.
Published: (2018-09-01)