The influence and protection of negative current in Latch-up test
Described the generation theory of negative voltage and negative current in Latch-up test and the theory of chain reaction caused by inner parasitic bipolar transistor. Then analyzed the influence of negative current in chip level with examples of analog voltage buffer and LDO. Finally, proposed a s...
Main Author: | Sun Junyue |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2018-05-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000082172 |
Similar Items
-
Self-Recovery Tolerance Latch Design Based on the Radiation Mechanism
by: Qiang Li, et al.
Published: (2020-01-01) -
Novel High Holding Voltage SCR with Embedded Carrier Recombination Structure for Latch-up Immune and Robust ESD Protection
by: Zhuo Wang, et al.
Published: (2019-05-01) -
A Novel Highly Linear Voltage-To-Time Converter (VTC) Circuit for Time-Based Analog-To-Digital Converters (ADC) Using Body Biasing
by: Ahmed Elgreatly, et al.
Published: (2020-12-01) -
A programmable current limit circuit for LDO
by: Chu Fei, et al.
Published: (2018-04-01) -
DESIGN AND IMPLEMENTATION OF HIGH SPEED LATCHED COMPARATOR USING gm/Id SIZING METHOD
by: S. Ramasamy
Published: (2017-01-01)