A 12-Gb/s Stacked Dual-Channel Interface for CMOS Image Sensor Systems

A 12-Gb/s Stacked Dual-Channel Interface for CMOS Image Sensor Systems

We propose a dual-channel interface architecture that allocates high and low transition-density bit streams to two separate channels. The transmitter utilizes the stacked drivers with charge-recycling to reduce the power consumption. The direct current (DC)-coupled receiver front-end circuits manage...

Full description

Bibliographic Details
Main Authors:	Sang-Hoon Kim, Hoon Shin, Youngkyun Jeong, June-Hee Lee, Jaehyuk Choi, Jung-Hoon Chun
Format:	Article
Language:	English
Published:	MDPI AG 2018-08-01
Series:	Sensors
Subjects:	dual-channel transceiver charge-recycling shared CDR CMOS Image Sensor (CIS) System stacked driver
Online Access:	http://www.mdpi.com/1424-8220/18/8/2709

Similar Items

A 12-Gb/s Stacked Dual-Channel Interface for CMOS Image Sensor Systems
by: Kim, Sang-Hoon, et al.
Published: (2021)

A 12-Gb/s Stacked Dual-Channel Interface for CMOS Image Sensor Systems
by: Kim, Sang-Hoon, et al.
Published: (2022)

A Full X-Band Phased-Array Transmit/Receive Module Chip in 65-nm CMOS Technology
by: Hyohyun Nam, et al.
Published: (2020-01-01)

Fully Integrated Dual-Mode X-Band Radar Transceiver Using Configurable Receiver and Local Oscillator
by: Keum-Won Ha, et al.
Published: (2020-01-01)

Measurement and Characterization of 28 nm FDSOI CMOS Test Circuits for an LTE Wireless Transceiver Front-End
by: Hossain, Mohammad Billal
Published: (2016)

Key Technologies for THz Wireless Link by Silicon CMOS Integrated Circuits
by: Minoru Fujishima
Published: (2018-11-01)

Compact high performance analog CMOS baseband design solutions for multistandard wireless transceivers
by: Park, Seok-Bae
Published: (2006)

A 21-Gb/s Dual-Channel Voltage-Mode Transmitter With Stacked NRZ and PAM4 Drivers
by: Sung-Ha Kim, et al.
Published: (2018-01-01)

Layered CMOS SPADs for Low Noise Detection of Charged Particles
by: Lodovico Ratti, et al.
Published: (2021-01-01)

Design of RF CMOS Power Amplifier for UWB Applications
by: Jose, Sajay
Published: (2014)

RF On-Chip Filters Using Q-enhanced LC Filters
by: Li, Shengyuan
Published: (2005)

Implementasi Network Monitoring Dengan Ntop Pada Jaringan DualStack
by: Restu Riani, et al.
Published: (2018-11-01)

Dual-Stack Network Management Through One-Time Authentication Mechanism
by: Yi-Chih Kao, et al.
Published: (2020-01-01)

Commande optique intégrée en technologie CMOS pour les transistors de puissance
by: Colin, Davy
Published: (2017)

Belaidžio ryšio siųstuvų-imtuvų susiderinimo būdų analizė / Analysis of self tuning methods for direct conversion transceivers
by: Leonid Kladovščikov, et al.
Published: (2018-10-01)

Experimental Efficiency Evaluation of Stacked Transistor Half-Bridge Topologies in 14 nm CMOS Technology
by: Pedro André Martins Bezerra, et al.
Published: (2021-05-01)

K-Band Hetero-Stacked Differential Cascode Power Amplifier with High Psat and Efficiency in 65 nm LP CMOS Technology
by: Kyu-Jin Choi, et al.
Published: (2021-04-01)

Energy Efficient Bootstrapped CMOS Large RC-Load Driver Circuit for Ultra Low-Voltage VLSI
by: Ching-Te Chuang, et al.
Published: (2012-12-01)

Power Gating Technique for Power Reduction and Data Retention in CMOS Circuits
by: MANICKAM Kavitha, et al.
Published: (2016-05-01)

Design of Stripline-Fed Dual Polarization Aperture-Coupled Stacked Microstrip Patch Phased Array Antenna for Wideband Application
by: Kim, David G.
Published: (2010)

Design of Robust Latch for Multiple-Node Upset (MNU) Mitigation in Nanoscale CMOS Technology
by: Nan Zhang, et al.
Published: (2020-01-01)

A 11 mW 2.4 GHz 0.18 µm CMOS Transceivers for Wireless Sensor Networks
by: Bing Hou, et al.
Published: (2017-01-01)

A D-Band Multiplier-Based OOK Transceiver With Supplementary Transistor Modeling in 65-nm Bulk CMOS Technology
by: Bohee Suh, et al.
Published: (2019-01-01)

Wideband Automatic Gain Control Design in 130 nm CMOS Process for Wireless Receiver Applications
by: Strzelecki, Joseph Benito
Published: (2015)

An 11.05 mW/Gbps Quad-Channel 1.25-10.3125 Gbps Serial Transceiver With a 2-Tap Adaptive DFE and a 3-Tap Transmit FFE in 40 nm CMOS
by: Hong Chen, et al.
Published: (2021-01-01)

Conception caractérisation et mise en oeuvre d'un circuit intégré type driver en CMOS pour composants GaN
by: Nguyen, Van-Sang
Published: (2016)

A Nano-Watt Dual-Output Subthreshold CMOS Voltage Reference
by: Jie Lin, et al.
Published: (2020-01-01)

Design of Dual-Mode Local Oscillators Using CMOS Technology for Motion Detection Sensors
by: Keum-Won Ha, et al.
Published: (2018-04-01)

A 5Gb/s Speculative DFE for 2x Blind ADC-based Receivers in 65-nm CMOS
by: Sarvari, Siamak
Published: (2010)

A 5Gb/s Speculative DFE for 2x Blind ADC-based Receivers in 65-nm CMOS
by: Sarvari, Siamak
Published: (2010)

Finite Element Analysis of Film Stack Architecture for Complementary Metal-Oxide–Semiconductor Image Sensors
by: Kuo-Tsai Wu, et al.
Published: (2017-05-01)

Simulations and Design of a Single-Photon CMOS Imaging Pixel Using Multiple Non-Destructive Signal Sampling
by: Konstantin D. Stefanov, et al.
Published: (2020-04-01)

System Level Optimization for High-Speed SerDes: Background and the Road Towards Machine Learning Assisted Design Frameworks
by: Shiming Song, et al.
Published: (2019-10-01)

Dual Stack Deployment in a Carrier Grade Network to Fulfill the Demands of Next Generation of Internet
by: Tarique Jamil Saifullah Khanzada, et al.
Published: (2013-07-01)

AN IMPLEMENTATION STUDY OF DMM PMIPV6 PROTOCOL ON DUAL-STACK NETWORK ENVIRONMENT
by: Farouk Abd. Jalin, et al.
Published: (2018-06-01)

A 10-Meter Active Optical Cable Utilizing POF With 4 × 10-Gb/s CMOS Transceiver Chipsets
by: Chaerin Hong, et al.
Published: (2019-01-01)

Ka-Band Stacked Power Amplifier Supporting 3GPP New Radio FR2 Band n258 Implemented Using 45 nm CMOS SOI
by: Janne P. Aikio, et al.
Published: (2021-07-01)

Comparison of Pinning Voltage Estimation Methods in Pinned Photodiode CMOS Image Sensors
by: Alice Pelamatti, et al.
Published: (2016-01-01)

Highly digital power efficient techniques for serial links
by: Inti, Rajesh
Published: (2011)

A 32 Gb/s PAM-4 Optical Transceiver With Active Back Termination in 40 nm CMOS Technology
by: Wei-Hsiang Ho, et al.
Published: (2021-01-01)

Cannot write session to /tmp/vufind_sessions/sess_chs22m2i1vjto895ihq1pjeiib