Path Specific Register Design to Reduce Standby Power Consumption

Path Specific Register Design to Reduce Standby Power Consumption

A methodology is proposed to design low leakage registers by considering the type of timing path, i.e., short or long, and type of register, i.e., launching or capturing. Three different dual threshold voltage registers are developed where each register trades, depending upon the timing path, a diff...

Full description

Bibliographic Details
Main Authors: Emre Salman, Qi Qi
Format: Article
Language:English
Published: MDPI AG 2011-04-01
Series:Journal of Low Power Electronics and Applications
Subjects:
leakage current
low leakage register design
power consumption
static power
timing constraints
timing paths
Online Access:http://www.mdpi.com/2079-9268/1/1/131/

Internet

http://www.mdpi.com/2079-9268/1/1/131/

Similar Items