LOW POWER AND HIGH PERFORMANCE SHIFT REGISTERS USING PULSED LATCH TECHNIQUE
This work presents an elegant methodology using pulsed latch instead of flip-flop without altering the existing design style. Pulsed-latch technique retain the advantages of both latches and flip-flops and thus one can achieve both high speed and lower power consumption simultaneously. In this w...
Main Author: | Vandana Niranjan |
---|---|
Format: | Article |
Language: | English |
Published: |
ICT Academy of Tamil Nadu
2018-01-01
|
Series: | ICTACT Journal on Microelectronics |
Subjects: | |
Online Access: | http://ictactjournals.in/paper/IJME_Vol_3_Iss_4_Paper_8_494_502.pdf |
Similar Items
-
A Novel Cross-Latch Shift Register Scheme for Low Power Applications
by: Po-Yu Kuo, et al.
Published: (2021-12-01) -
Self-Recovery Tolerance Latch Design Based on the Radiation Mechanism
by: Qiang Li, et al.
Published: (2020-01-01) -
Exploiting level sensitive latches in wire pipelining
by: Seth, Vikram
Published: (2005) -
COMPARATIVE ANALYSIS OF PULSE TRIGGERED FLIP FLOP DESIGN FOR LOW POWER CONSUMPTION
by: S. Bhuvaneshwari, et al.
Published: (2018-07-01) -
DESIGN AND IMPLEMENTATION OF HIGH SPEED LATCHED COMPARATOR USING gm/Id SIZING METHOD
by: S. Ramasamy
Published: (2017-01-01)