Consideration of UFET Architecture for the 5 nm Node and Beyond Logic Transistor

by Uttam Kumar Das, Geert Eneman, Ravi Shankar R. Velampati, Yogesh Singh Chauhan, K. B. Jinesh, Tarun K. Bhattacharyya
Published 2018-01-01