A memory reduced Turbo code decoding architecture design and FPGA implementation

by Zeng Jie, Zhan Ming, Luo Xiaohong, Yang Chao, Deng Yi, Wang Meng
Published 2019-07-01