Self-Limited Low-Temperature Trimming and Fully Silicided S/D for Vertically Stacked Cantilever Gate-All-Around Poly-Si Junctionless Nanosheet Transistors

by Chris Chun-Chih Chung, Chun-Ming Ko, Tien-Sheng Chao
Published 2019-01-01