Showing 121 - 140 results of 1,820 for search 'DIGITAL LAYOUT DESIGN', query time: 0.22s Refine Results
  1. 121
    by Angladon, Vincent
    Published 2018
    Subjects: ...Room layout...
    Get full text
    Others
  2. 122
    by Angladon, Vincent
    Published 2018
    Subjects: ...Room layout...
    Get full text
  3. 123
  4. 124
    by Chenxu ZHAO, Tom J. KAZMIERSKI
    Published 2010-06-01
    ...This contribution presents a novel, holistic methodology for automated optimal layout synthesis...
    Get full text
    Article
  5. 125
  6. 126
  7. 127
    by Chao-Wei Huang, 黃昭維
    Published 2008
    ... the implementation of the self-timed datapath. Therefore, this thesis aims on the low-power design...
    Get full text
    Others
  8. 128
    by Yi-Herng Lee, 李宜衡
    Published 2009
    ... cost. Hence, we proposed a All-Digital Adaptive-Bandwidth Phase-locked loop, and we will also design...
    Get full text
    Others
  9. 129
    by Lee, Ralph D.
    Published 2012
    ...In this research, the design, simulation and mask layout for a VLSI Digitally Programmable...
    Get full text
    Get full text
  10. 130
    by Yung-Ling Chen, 陳永凌
    Published 2001
    ... have been developed which can be divided into three classes: digit recurrence, functional iteration...
    Get full text
    Others
  11. 131
  12. 132
    by Han-Chiang Lin, 林翰江
    Published 2013
    ..., the advancement of fabrication processing is capable of reducing the area of integrated circuit layout...
    Get full text
    Others
  13. 133
    by Yi-hsuan Chung, 鍾易軒
    Published 2013
    ... the multimedia content on screens from PC. This paper focus on how to design and implement the platform which can...
    Get full text
    Others
  14. 134
    by Chan, Kai-Lin, 詹凱霖
    Published 2011
    ... cost, low power, single-point temperature calibration and all-digital design features. Through...
    Get full text
    Others
  15. 135
    by Chia-Hung Lin, 林佳鴻
    Published 2008
    ...碩士 === 國立中興大學 === 電機工程學系所 === 97 === This thesis designs a 6-bit 1GS/s Digital-to-Analog Converter...
    Get full text
    Others
  16. 136
    by Yen-Kuang Chen, 陳彥光
    Published 2001
    ... digital CMOS process provided by TSMC, with active layout area of 0.55mm2 (740 mm * 740 mm) and total area...
    Get full text
    Others
  17. 137
    by Min-feng Chen, 陳民峰
    Published 2012
    ... and complex layout of the circuit, and shorten the distance between components and traces, making sensitive...
    Get full text
    Others
  18. 138
    by KUN-LUNG CHANG, 張坤龍
    Published 2014
    ... and portable image transmission device, the integration circuit design for high-resolution and high-speed...
    Get full text
    Others
  19. 139
    by Jun-Ren Shih, 施俊任
    Published 1999
    ... capacitor circuit. The theorem of the circuit and design method is shown and discussed. The layout...
    Get full text
    Others
  20. 140
    by Yi-Te Tsai, 蔡譯德
    Published 2008
    ... to digital converter for the implantable system. The magnification of the current amplifier was designed...
    Get full text
    Others