Design of New Logic Architectures Utilizing Optimized Suspended-Gate Single-Electron Transistors

Design of New Logic Architectures Utilizing Optimized Suspended-Gate Single-Electron Transistors

Bibliographic Details
Main Authors:	Pruvost, B (Author), Uchida, K (Author), Mizuta, Hiroshi (Author), Oda, S (Author)
Format:	Article
Language:	English
Published:	2009.
Subjects:	Article
Online Access:	Get fulltext

Similar Items

Design of New Logic Architectures Utilizing Suspended-gate Single-Electron Transistors
by: Pruvost, B, et al.
Published: (2010)

Design optimization of NEMS switches for suspended-gate single-electron transistor applications
by: Pruvost, Benjamin, et al.
Published: (2009)

Voltage-limitation-free analytical single-electron transistor model incorporating the effects of spin-degenerate energy states
by: Pruvost, B, et al.
Published: (2008)

Impact of key circuit parameters on signal-to-noise ratio characteristics for the radio-frequency single electron transistors
by: Manoharan, M., et al.
Published: (2008)

3-D Design and Analysis of Functional NEMS-gate MOSFETs and SETs
by: Pruvost, B., et al.
Published: (2007)

Integration of Tunnel-Coupled Double Nanocrystalline Silicon Quantum Dots with a Multiple-Gate Single-Electron Transistor
by: Kawata, Y., et al.
Published: (2007)

Switching of Single-Electron Oscillations in Dual-Gated Nanocrystalline Silicon Point-Contact Transistors
by: Khalafalla, Mohammed A H, et al.
Published: (2003)

Impact of channel constrictions on the formation of multiple tunnel junctions in heavily-doped silicon single electron transistors
by: Manoharan, M., et al.
Published: (2008)

Observation of quantum level spectrum for silicon double single-electron transistors
by: Kawata, Y., et al.
Published: (2008)

Study of single-charge polarization on a pair of charge qubits integrated onto silicon double single-electron transistor readout
by: Kawata, Y., et al.
Published: (2008)

Silicon-on-insulator-based radio frequency single-electron transistors operating at temperatures above 4.2 K
by: Manoharan, M, et al.
Published: (2008)

Molecular floating-gate single-electron transistor
by: Makoto Yamamoto, et al.
Published: (2017-05-01)

Experimental observation of enhanced electron-phonon interaction in suspended Si double quantum dots
by: Ogi, Jun, et al.
Published: (2010)

Analysis of multi-phase clocked electron pumps consisting of single-electron transistors
by: Amakawa, S., et al.
Published: (2001)

Fabrication of tunnel barriers and single electron transistors in suspended multi-wall carbon nanotubes
by: Norizzawati M. Ghazali, et al.
Published: (2019-10-01)

Fabrication of tunnel barriers and single electron transistors in suspended multi-wall carbon nanotubes
by: Ghazali, Norizzawati M., et al.
Published: (2019)

Double-gate thin film transistor with suspended-gate applicable to tactile force sensor
by: An Hoang-Thuy Nguyen, et al.
Published: (2020-09-01)

Quantitative Characterization of Reconfigurable Transistor Logic Gates
by: Michael Raitza, et al.
Published: (2020-01-01)

Hybrid circuit analysis of a suspended gate silicon nanodot memory (SGSNM) cell
by: Garcia Ramirez, Mario, et al.
Published: (2010)

Three-input gate logic circuits on chemically assembled single-electron transistors with organic and inorganic hybrid passivation layers
by: Yutaka Majima, et al.
Published: (2017-12-01)

Reconfigurable Boolean logic using magnetic single-electron transistors.
by: M Fernando Gonzalez-Zalba, et al.
Published: (2015-01-01)

Hybrid Numerical Analysis of a high-speed non-volatile Suspended Gate Silicon Nanodot Memory
by: Garcia Ramirez, Mario, et al.
Published: (2011)

Displacement Sensing for Comb-Drive Actuators Using Suspended Gate Field-Effect Transistors
by: Tung-Wei Lin, et al.
Published: (2006)

Design and Development of Optical Logic Gate with Light-Emitting Transistors
by: Chi-Wei Wang, et al.
Published: (2018)

Optimal inverter logic gate using 10-nm double gate-all-around (DGAA) transistor with asymmetric channel width
by: Myunghwan Ryu, et al.
Published: (2016-01-01)

Bottom‐Gate Approach for All Basic Logic Gates Implementation by a Single‐Type IGZO‐Based MOS Transistor with Reduced Footprint
by: Shaocheng Qi, et al.
Published: (2020-03-01)

A New Logic Synthesis and Optimization Procedure Using Pass-Transistor Logic
by: HSIEH VEN-CHIEH, et al.
Published: (2000)

Camel-Gate High-Electron Mobility Transistors
by: Yu-Lung Hsieh, et al.
Published: (2005)

Electronic properties of suspended and supported few-layer WSe2 transistors
by: Wang, Mei-We, et al.
Published: (2018)

Area efficient digital logic NOT gate using single electron box (SEB)
by: Bahrepour Davoud
Published: (2017-01-01)

Energy-balance modeling of short channel single-GB thin film transistors
by: Walker, P., et al.
Published: (2006)

Single-electron charging phenomena in nano/polycrystalline silicon point-contact transistors
by: Mizuta, Hiroshi, et al.
Published: (2003)

Characterisation of tunnel barriers in polycrystalline silicon point-contact single-electron transistors
by: Furuta, Y., et al.
Published: (2002)

Design and Simulation of Two Bits Single-electron Logic Circuit using Double Quantum Dot Single Electron Transistor
by: Arief Udhiarto, et al.
Published: (2014-07-01)

Optimal Design of Trench Gate Insulted Gate Bipolar Transistor
by: Shih-Hsiang Tai, et al.
Published: (2002)

Light-effect transistor (LET) with multiple independent gating controls for optical logic gates and optical amplification
by: Jason eMarmon, et al.
Published: (2016-03-01)

Power High Electron Mobility Transistor with Buried Gate
by: Chih-Cheng Su, et al.
Published: (2006)

Logic Optimization Using XOR Gate
by: Yao, Shu-Chuan, et al.
Published: (1998)

Single-electron tunnelling via quantum dot cavities built on a silicon suspension nanobridge
by: Ogi, J., et al.
Published: (2008)

The role of tunnel barriers in Phase-State Low Electron-Number Drive Transistors (PLEDTRs)
by: Mizuta, Hiroshi, et al.
Published: (2001)