Silicon stacked tunnel transistor for high-speed and high-density random access memory gain cell
Main Authors: | Nakazato, K. (Author), Itoh, K. (Author), Mizuta, Hiroshi (Author), Ahmed, H. (Author) |
---|---|
Format: | Article |
Language: | English |
Published: |
1999.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
Characterisation of tunnel barriers in polycrystalline silicon point-contact single-electron transistors
by: Furuta, Y., et al.
Published: (2002) -
Design and analysis of high-speed random access memory with Coulomb blockade charge confinement
by: Katayama, K., et al.
Published: (1999) -
Single-electron charging phenomena in silicon nanopillars with and without silicon nitride tunnel barriers
by: Pooley, D. M., et al.
Published: (2001) -
The role of tunnel barriers in Phase-State Low Electron-Number Drive Transistors (PLEDTRs)
by: Mizuta, Hiroshi, et al.
Published: (2001) -
Theoretical study of tunnelling current in the access region of various heterojunction field-effect transistor structures
by: Jansen, P., et al.
Published: (1996)