Concurrent analogue fault simulation, the equation formulation aspect
Fault simulation is an essential tool for developing test patterns for circuits. Because the potential number of faults in a circuit is potentially very large, computational efficiency is an important consideration. In the digital domain, concurrent fault simulation is well-established as an efficie...
Main Authors: | Litovski, VB (Author), Litovski, IV (Author), Zwolinski, M (Author) |
---|---|
Format: | Article |
Language: | English |
Published: |
2004-12.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
New concepts of worst-case delay and yield estimation in asynchronous VLSI circuits
by: Sokolovic, Miljana, et al.
Published: (2009) -
Application of Artificial Neural Networks in Electronics
by: Miona Andrejević Stošović, et al.
Published: (2017-12-01) -
SPICE Modeling and Simulation of a MPPT Algorithm
by: Miona Andrejević Stošović, et al.
Published: (2014-06-01) -
Statistical delay estimation in digital circuits using VHDL
by: Milić Miljana Lj., et al.
Published: (2014-01-01) -
Behavioral fault modeling and simulation using VHDL-AMS to speed-up analog fault simulation
by: Kilic, Y, et al.
Published: (2004)