Signal-to-noise ratio study on pipelined fast fourier transform processor
Fast Fourier transform (FFT) processor is a prevailing tool in converting signal in time domain to frequency domain. This paper provides signal-to-noise ratio (SNR) study on 16-point pipelined FFT processor implemented on field-programable gate array (FPGA). This processor can be used in vast digita...
Main Authors: | Hassan, S.L.M (Author), Shariffudin, S.S (Author), Sulaiman, N. (Author), Yaakub, T.N.T (Author) |
---|---|
Format: | Article |
Language: | English |
Published: |
Institute of Advanced Engineering and Science
2018
|
Subjects: | |
Online Access: | View Fulltext in Publisher View in Scopus |
Similar Items
-
Low power pipelined FFT processor architecture on FPGA
by: Halim, I.S.A, et al.
Published: (2019) -
FPGA DESIGN OF A HARDWARE EFFICIENT PIPELINED FFT PROCESSOR
by: Bone, Ryan T.
Published: (2008) -
Design and Implementation of an Asynchronous Pipelined FFT Processor
by: Claesson, Jonas
Published: (2003) -
Design and Analysis of Modular Architectures for an RNS to Mixed Radix Conversion Multi-processor
by: Shivashankar, Nithin
Published: (2014) -
A RADIX-4/8/SPLIT RADIX FFT WITH REDUCED ARITHMETIC COMPLEXITY ALGORITHM
by: Shaik Qadeer, et al.
Published: (2012-03-01)